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Dartmouth Computer Science Technical Report TR2011-68

READER-WRITER EXCLUSION SUPPORTING UPGRADE AND
DOWNGRADE WITH STARVATION FREEDOM
Matthew Elkherj
Thesis Advisor: Prasad Jayanti

Abstract. In this thesis we give a constant Remote-Memory-Reference (on

CC systems) reader-writer exclusion algorithm supporting upgrade and downgrade, built from a reader-writer exclusion algorithm by Jayanti and Liu. The
algorithm is starvation-free, and allows for repeated upgrades and downgrades.

1. Introduction
Reader-Writer exclusion, described in [5] and [1], has been a problem of interest
to computer scientists from as early as 1971, and has been specied in a variety
of ways over these years.

Like many other locking problems, an algorithm that

solves Reader-Writer exclusion can be broken into a remainder section, doorway,
waiting room, critical section, and exit section. The doorway and waiting room are
together called the try section. This format is used for the algorithm in [1], and
a similar format was even used in Lamport's Bakery algorithm [7]. Processes that
don't care to write or read stay in the remainder section, and don't execute the
rest of the sections. Processes that want to read/write will try to enter the Critical
Section (abbreviated CS), the section where one could imagine the reading/writing
of a buer happening. To do so, a process must rst register interest by completing
the doorway, wait for its turn in the waiting room, and once, done register its
completion in the exit section to allow other processes to enter the CS. A solution
to a version of the reader-writer exclusion problem thus involves giving code for the
reader-try-section, writer-try-section, reader-exit-section, and writer-exit-section.
The solution in [1] breaks the problem down into three distinct versions: when
writers have priority over readers to enter the CS, when readers have priority over
writers to enter the CS, and when neither class has priority and we require simply
that no process starves. It is easy to intuit why the requirements of writer-priority
and reader-priority must give distinct solutions, but why can't an algorithm be both
reader/writer-priority and starvation-free? The reason is that, in both the writerpriority case and reader-priority case, it is possible to imagine a lower priority
process starving (executing innitely many steps without getting into the CS) if
one higher-priority process after another blocks it. This follows directly from the
properties specied in [1]. As a result, starvation-freedom is a completely dierent
requirement than the priority requirements, and requires a separate solution.
Such a solution has been discovered by Jayanti and Liu, and we add to this
solution functionality for upgrading and downgrading.

The upgrade/downgrade

functionality provided allows readers and writers the exibility to change their
mind as many times as desired once in the Critical Section. This means a reader
can upgrade, then downgrade, then upgrade, ... Likewise, a writer can execute a
downgrade, then upgrade, ... A reader also has the exibility to attempt upgrading

1
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Figure 2.1. Cache-Coherent (CC) Model, a shared memory
model where writes immediately change the variables in shared
memory, but not the caches of other processes

as many times as it wants, assuming it keeps failing.

To rigorously specify the

problem, we move on to the system model.
2. System Model
We can only strive for an algorithm that satises certain properties if we accurately specify the system on which the algorithm will run. The exclusion problem we
are looking to solve will certainly require some communication between processes, so
we are looking for some distributed system on which to run our algorithm. We can
think of interprocess communication as writing into memory locations that other
processes can see, and two commonly used systems of this kind are Distributed
Shared-Memory (DSM) and Cache-Coherent (CC) systems, as discussed in [2]. It
is fruitful to focus on minimizing Remote-Memory-References (RMR) in designing
an algorithm, since this is often the major cost incurred on practical distributed
systems.
It is impossible to obtain a constant-RMR algorithm on a DSM architecture
that satises the properties we want of Reader-Writer exclusion [3]. Thus, we only
consider Cache-Coherent systems to run our algorithm on.
A Cache-Coherent System is one in which there is shared memory that all processes can access, and each process has a cache of all shared variables and its own
local memory to perform local computations.

The Cache-Coherent architecture

ensures that each processes' local cache of shared variables is consistent in the following manner: when a shared variable
invalidated.
cache of

X

If another process

p

X

is written, every process' cache of

wants to read

gets a copy of the updated value of
2

X

X,

X is
p's

a cache miss occurs, and

in shared memory. On the other
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hand, if a process

p

is reading a shared variable and no change has been to the

variable, it can just read its cache without a miss.
The system we are using must also support some primitive shared-memory objects. We describe each object and its RMR cost per operation:

Register:

n−process register object O allows n processes to read and
O. A read of register O into variable x local to some process is
denoted x = O . A write to register O of the value 10 is denoted O = 10.
When a process p writes writes to object O , even if it doesn't change the
value of O in writing, a cost 1 RMR is incurred upon p. When a process
p reads O, if the value hasn't been written to (even if the write changed
nothing!) since the last time it read, then p experiences a cache-miss and
is charged 1 RMR. If p reads O but no process has written to O since p's
last read of O , then p isn't charged an RMR.
An n−process F &A object O allows
any of n processes to locally store the current value of O and increment/decrement
the value of O in a single atomic step. A F &A operation by some process
that stores the value of O into x and increments the value of O by 12 is
denoted x = F &A(O, 12). Any F &A(O, c) by process p, where c 6= 0, is
changing the value of O and thus costs p 1 RMR. A The F &A objects we
want also support reading, denoted x = O . The cost of reading a F &A
object is charged to the calling process p like the read of a register: When
p reads O, if the value hasn't been written to since the last time it read,
then p experiences a cache-miss and is charged 1 RMR. If p reads O but
no process has written to O since p's last read of O , then p isn't charged
An

write to

Fetch-and-Add(abbreviated F&A):

an RMR.

Compare-and-Swap(abbreviated CAS):

An n−process CAS object O
b = CAS(O, x, y) or z = O. If the value of
O and x are equal, then y is stored in O and true is returned. Else, f alse
is returned. z = O reads the value of O and stores it in the local variable
z . Any CAS operation on an object O by process p, whether it succeeds
or fails, costs p 1 RMR. A read of O by process p costs p 1 RMR i a CAS
of O has happened since p's last read of O . Else, a read costs process p 0
allows any of

n

processes to call

RMR's.
All three of these objects were used in the algorithm in [1], and are commonly
studied objects in the eld of distributed computing.

It is reasonable to assume

that atomic registers are supported on most modern architectures. In [4], it is stated
that CAS is supported on many modern architectures, such as multiprocessors based
on UltraSparc and Itanium processors.
The state/conguration of the system at any point in the execution of an algorithm can be described by the values of shared variables, local variables, and the
program counter (the line number in the algorithm) of each process. We will use
the same conventions for steps, runs, and reachability as [1], as quoted from this
below:
A step is a triple

(C, p, C 0 ) such that C

p
p

C0

and

C0

are congurations,

is a process name, and the execution of a program statement by
in

C

results in

. We say

p

took the step, and

C

and

the start and end congurations of the step respectively.
from a conguration

C

C0

are

A run

is a (nite or innite) sequence of steps
3
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(C, p0 , C1 ), (C1 , p1 , C2 ), (C2 , p2 , C3 ) where the rst conguration is
C and the end conguration of each step is the start conguration
of the next step. A run refers to a run from the initial conguration.
A conguration

C

is reachable if either

C

or there is a nite run such that

C

is the initial conguration

is the end conguration of the

last step of.
3. Properties
At any conguration, a process can be of exactly one of the following 10 types:
normal reader/writer, upgrading reader/writer, downgradingreader/writer, upgraded reader/writer, downgraded reader/writer.
A normal process is one that has neither upgraded nor downgraded in its most
recent attempt.

An upgrading/downgrading process is one that is currently up-

grading/downgrading. An upgraded/downgraded process is one that has upgraded
or downgraded respectively in its most recent attempt.
A process is a reader/writer based on what entry section it executed in its most
recent attempt.
An

attempt is a particular execution of the Try and Exit sections by a process.
crashes in an run σ if it takes only nitely many steps in the run. An

A process

attempt by

r

doorway precedes an attempt by

attempt before

r

0

r0

if

r

completes the doorway in its

begins its doorway.

Mutual Exclusion:
Bounded Exit:
b
b
First-Come-First-Served (FCFS) among writers:

If a normal writer or upgraded process is in the CS,

then no other process is in the CS
There is a

such that in every run, every process completes

the exit section in at most

of its steps

two writer attempts in a run and
enter the CS before

w

reader attempts in a run such that

r,

then

r

w

doorway precedes

0

and

, then

w0 are any
w0 does not

w

First-in-First-Enabled (FIFE) among readers:
CS before

w

If

r

Let

r

doorway precedes

r

0

.

is enabled to enter the CS at the time

Concurrent Entering:

There is an integer

b

r0 be any two
0
If r enters the

and

such that, if

σ

r0

enters the CS

is any run from

a reachable conguration such that all writers are in the Remainder section
in every conguration in

σ

and there are no upgraded or upgrading readers

in the CS or exit section, then every read attempt in

σ

executes at most

b

steps of the Try section before entering the CS.

Starvation Freedom:
Upgradeability:
Bounded Upgrade:
Bounded Downgrade:
Constant RMR:

If no process crashes in an innite run, then all at-

tempts complete in that run
If throughout an upgrade all readers are in the remainder

section, then the upgrade will succeed.
There is a

b

such that in every run, every upgrading

b of its steps
b such that in every run, every downgradcompletes the downgrade procedure in at most b of its steps
There is a b such that every attempt uses at most b RMR's,

process completes the upgrade procedure in at most
ing process

There is a

not including the upgrade and downgrade procedures.

These properties are derived from properties stated in [1], modied to account for
upgrading and downgrading.
4
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Shared Variables
X ∈ {0, 1} × N
init (0, 0)
Y ∈N×N
init (0, 0)
U ∈ {0, 1, 2}
init 0
V ∈ {true, f alse} init true
W ∈ {0, 1}
init 0
F lag ∈ {true, f alse} init f alse

Upgraded-Exit
10.1 V = true
10.2 U = 0
10.3 (d, e) = F &A(Y, (0, 1))
if (d = e + 1)
10.4
F lag = true
Upgrade
11.1 (−, a) = Y
11.2 (−, b) = X
if b − a = 1
11.3
if CAS(U, 0, 1)
11.4
(−, c) = X
if c = b
11.5
V = f alse
11.6
return CAS(U, 1, 2)
11.7
else U = 0
return f alse

Writer-Entry
1 (−, a) = F &A(X, (1, 0))
2 (−, b) = F &A(Y, (a, 0))
if a 6= b
3
wait till F lag = true
4
F lag = f alse
5 F &A(Y, (−a, 0))
Writer-Exit
6 W =W

Writer-Downgrade
12.1 F &A(X, (0, 1))
12.2 W = W

Reader-Entry
7
(c, −) = F &A(X, (0, 1))
7.1 CAS(U, 1, 0)
7.2 if (U = 2)
7.3
wait till V = true
8
wait till W = c

Upgraded-Downgrade
13.1 V = true
13.2 U = 0

Reader-Exit
9 (d, e) = F &A(Y, (0, 1))
if (d = e + 1)
10
F lag = true

Figure 4.1. Single-Writer Algorithm
4. Single-Writer Algorithm and Intuition
The original algorithm, consisting of all non-numbered lines (i.e. lines 1-10 not including 7.1-7.3) was developed by Jayanti and Liu. This algorithm is a single-writer,
multi-reader starvation-free and writer-priority reader-writer exclusion algorithm.
Note: it is possible to obtain starvation-freedom and writer-priority since only one
writer is allowed.

With more than one writer and writer priority, readers could

starve as described earlier.
4.1.

Original Algorithm, Without Upgrade/Downgrade.

The intuition be-

hind the algorithm in is as follows:

X = (a, b), where a is the number of times the writer has completed the doorway
2, and b is the number of times readers passed through the doorway.

modulo
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Y = (a, b),

where

a

is the number of times readers have completed the doorway

0 if the writer is in the doorway or remainder
b is the number of readers that have begun exiting.
W ∈ {0, 1} the number of times the writer has exited modulo 2
F lag ∈ {true, f alse} whether the writer is enabled to enter the CS.

before the current writer has entered,
section.

Line-by-line commentary:
1. The writer is executing the doorway, just line 1, so it increases

X[1], for future reference.

the number of readers,

X[0] and saves

Note: any readers after this point

will have executed their doorway after the writer, so the number of readers that
doorway precede the writer is exactly the number of readers saved from

X[1].

2. The writer records the number of reader attempts that doorway precede it in

Y [0]

by incrementing

Y [0]

by that amount.

3. If there are readers that have completed the doorway but not begun exiting,
then the writer waits on the readers
4. The writer waits until the last reader to enter before it wakes the writer up.
5. The writer resets
6.

Y [0]

to

0

The writer increments mod 2 the number of times it has exited, enabling

readers waiting on

W

to enter the CS.

7. The reader increments the entry count in

X[1] and saves X[0], which indicates

whether which attempt a writer is in.
8.

The reader waits until the writer is in the remainder section, ie when the

number of times the writer has exited is the number of times the writer has entered
mod 2.
4.2.

With Upgrade/Downgrade. U

is attempting to upgrade,

1

∈ {0, 1, 2},

where

0

indicates no process

indicates a process is attempting to upgrade, and

2

indicates a process will succeed in upgrading

V ∈ {true, f alse} true

readers wait on

grading. This separation of

U

and

V

V

instead of

U

when a process is up-

is to decrease RMR's

7.1 If an upgrading is happening that didn't record my increment of
by setting

U

back to

X,

stop it

0

7.2 If an upgrade succeeded, wait on

V,

which the upgraded process will change

to wake me up.
7.3 Wait on

V

10.1 I've upgraded, now let waiting readers go by setting
10.2 Allow future upgrades. If
cessfully CAS

U

stays

2,

V = true

then no process will be able to suc-

U.

10.3 Wake up the writer by executing the reader exit section.
11.1 Get the number of readers that have entered.
the number of exited readers to ensure, if

#entered
1

at the moment

is checked, readers are only in lines 7,10, or 10.4. Since I am upgrading,

I am registered as a reader in
the

This is done after getting

#entered − #exited = 1

X

(even if I started as a writer), so I will account for

in the dierence between entered and exited readers.

11.2 There are no readers but me except in lines 7,10, or 10.4.

This check

prevents multiple readers from upgrading simultaneously, as one would detect the
other's presence and fail immediately.

The reason to avoid this:

let's say lines

11.1 and 11.2 replaced line 11.4, and the if statement in line 11.2 was removed.
Let's say only a single reader is outside the remainder section, and it executes until
reaching the

CAS(U, 1, 2)

line.

Just before it executes this line, another reader
6
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0 → U , all the way to CAS(U, 0, 1) in upgrade.
U is 1, and the original reader will succeed in CAS(U, 1, 2), giving and an
(upgraded, reader) and (normal, reader) in the CS simultaneously.
11.3 Since only one upgrading process is at this point, setting U to 1 provides a
way to check whether a reader has executed line 7.1.
11.4 Check that no more readers have entered. At this line, if c = b then I am
executes through line 7.1, setting
Now

the only reader not in lines 7,10, or 10.4.
11.5 Setting

V

here won't block any readers, since no readers are at line 7.3

11.6 If an upgrade gets to this line, when it executed
11.7 I failed to upgrade, so set

U

back to

0

in case it is still

1

12.1 Pretend I'm an entering reader. I, now a writer, am going to become a
reader
12.2 Exit as a writer, now I'm fully a reader
13.1 Setting
13.2 Setting

V = true frees all processes waiting on upgraded
U = 2 allows more processes to upgrade.

processes.

5. Invariants

Inv1 := P Cw = 1 ⇒
1 F lag = f alse
2 X.1 = W
3 Y.1 = 0
4 ∀r, (P Cr ∈ {7.1 − 8} ⇒ W = r.c)
5 ∀r, P Cr 6∈ {10, 10.4}
Inv2 := P Cw = 2 ⇒
1 F lag = f alse
2 X.1 6= W
3 Y.1 = 0
4 [#r : (P Cr ∈ {7.1 − 8} ∧ W = r.c)∨
P Cr ∈ {9, 10.1 − 10.3, 11.1 − 12.2}] = w.a − Y.2
5 ∀r, P Cr 6∈ {10, 10.4}
Inv3 := P Cw = 3 ⇒
F lag = true ⇒
1 X.1 6= W
2 Y.1 = Y.2 = w.a
3 ∀r, ((P Cr ∈ {7.1 − 8} ⇒ r.c 6= W ) ∧ P Cr 6∈ {9 − 12.2})
F lag = f alse ⇒
4 X.1 6= W
5 Y.1 = w.a
6 [#r : (P Cr ∈ {7.1 − 8} ⇒ r.c = W ) ∨
P Cr ∈ {9, 10.1 − 10.3, 11.1
(− 12.2}] = Y.1 − Y.2
1
if Y.2 = Y.1
7 [#r : (P Cr ∈ {10, 10.4})] =
0
if Y.2 6= Y.1
Inv4 := P Cw = 4 ⇒
1 F lag = true
2 X.1 6= W
7
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3 Y.1 = Y.2 = w.a
4 ∀r, ((P Cr ∈ {7.1 − 8} ⇒ r.c 6= W ) ∧ P Cr 6∈ {9 − 12.2})
Inv5 := P Cw = 5 ⇒
1 F lag = f alse
2 X.1 6= W
3 Y.1 = Y.2 = w.a
4 ∀r, ((P Cr ∈ {7.1 − 8} ⇒ r.c 6= W ) ∧ P Cr 6∈ {9 − 12.2})
Inv6 := P Cw = 6 ⇒
1 F lag = f alse
2 X.1 6= W
3 Y.1 = 0
4 Y.2 = w.a
5 ∀r, ((P Cr ∈ {7.1 − 8} ⇒ r.c 6= W ) ∧ P Cr 6∈ {9 − 12.2})
Inv1−6 := Inv1 ∨ ... ∨ Inv6
InvG := //global invariant
1 [#r : P Cr ∈ {7.1 − 9, 10.1 − 10.3, 11.1 − 12.2}] = X.2 − Y.2
2 X.1, X.2, Y.1, Y.2 ≥ 0
3 [#r : P Cr ∈ {10.1 − 10.3, 11.3 − 11.6, 12.1, 12.2}] ≤ 1
4 U = 2 ⇐⇒ ∃r, P Cr ∈ {10.1, 10.2, 12.1, 12.2}
5 ∃r, P Cr ∈ {10.1, 11.6, 12.1} ⇒ V = f alse
6 ∀r, (P Cr ∈ {11.5, 11.6} ∧ U = 1) ⇒
(∀q 6= r, P Cq 6∈ {7.2 − 9, 10.1 − 10.3, 11.1 − 12.2})
7 ∀r, P Cr ∈ {10.1, 12.1} ⇒
(∀q 6= r, P Cq 6∈ {8, 9, 10.1 − 10.3, 11.1 − 12.2})
8 (∀r, P Cr 6∈ {10.1, 12.1}) ⇒
(V = true ∨ (U 6= 2 ∧ ∀q, P Cq 6= 7.3))
9 Y.2 ≥ r.a
10 ∃r, P Cr ∈ {11.3 − 11.6} ⇒ ∀q, P Cq 6= 7.3
11 ∀r, P Cr 6∈ {11.4 − 11.7} ⇒ U 6= 1
6. Proof of Properties From Invariants

Lemma 1. Informally:

For some reader r, once W = r.c it stays that way until
leaving the try section. Formally: Let r be a reader in a reachable conguration
C such that P Cr ∈ {7.1 − 8} and W = r.c. If after a single step (C, q, C 0 ),
P Cr ∈ {7.1 − 8} in C 0 , then W = r.c in C 0 .
Since r.c is local to r , r.c is not modied in lines 7.1 − 8, and r stays on lines
7.1 − 8, the step doesn't change r.c. It is thus sucient to show W hasn't changed
0
from C to C .
For W = rc to hold in C , the writer can't be at line 6, since Inv6 .5 would imply
r.c 6= W . Notice that line 6 is the only line where W is changed. Thus, the step
won't change W .

Mutual Exclusion.
and by

Inv6 .5,

If a normal writer is in the CS, then the writer is at line

no reader is in the CS.
8
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If an upgraded process

InvG .3,

p

is in the CS, then

P Cp ∈ {10.1, 12.2}

so directly by

no other process is in the CS.

First-Come-First-Served (FCFS) among writers.
First-in-First-Enabled (FIFE) among readers.

Ensured by the FCFS lock

Since

some point it is at line 8 and
so by lemma 1

r

will not be

line 7 and before

r0

executes

0

r0

enters the CS, at

r.c = r .c, then when W = r0 .c W = r.c,
0
blocked at line 8. If r.c 6= r .c, then after r executes
line 7, X.1 is must have been increased. Since X.1 is
W = r .c.

If

0

only changed at line 1, the writer must have been at line 1 and executed 1 between
the time

r

r0

executes 7 and

executes 7. This means

Inv4 .4, W = r.c,

so

r

will not

be blocked at 8 after the point when the writer is at line 1.
If r is blocked or will be blocked in bounded number of its own steps, V =
f alse ∧ (U = 2 ∨ ∃q, P Cq = 7.3). By InvG .8, this means ∃s, P Cs ∈ {10.1, 12.1}. By
InvG .7, this means r0 is not in the CS while r is blocked. Thus at any point while
r0 is in the CS, r is not blocked. Even when r0 leaves the CS, r stays unblocked
since V will not be able to change back to f alse, and U will not be able to change
back to 2 because no process will be able to execute line 11.4 successfully. This
follows directly from InvG .1, the fact that r is on one of lines 7.1 − 8, and r.a ≤ Y.2
since Y only increases.

Concurrent Entering.

Concurrent entering assumes all writers are in remainder

and there are no upgraded processes in the CS or exit section.
is at line 1, by

Inv.1

Since the writer

a reader will never be blocked at line 8. Since there are no

upgraded reader processes in the CS or exit section, there are no processes at lines

12.1

or

10.1,

so by

InvG .8

a reader won't wait at line

7.3.

Starvation Freedom.

A writer can't starve: Assume for writer w , P Cw = 3 and
F lag = f alse. Since Y.1, Y.2 ≥ 0 by InvG .2, either Y.1 − Y.2 > 0 or Y.1 − Y.2 = 0.
If Y.1 − Y.2 > 0, then by Inv3 .6 there are Y.1 − Y.2 readers ready to execute one
of lines 9 or 10.3 in a bounded number of their own steps, unless they are blocked
at 7.3. A reader r that is blocked at 7.3 will only be blocked until the upgraded
process nishes exiting, and at this point by the argument for FIFE, r will not be
blocked at 7.3 in the current attempt. The last to execute 9 or 10.3 will do so when
Y.1 − Y.2 = 1, and will enter line 10 and set F lag = true.
Else, Y.1 = Y.2, so by Inv3 .7 some process will be poised to set F lag = true.
A reader can't starve: Assume there is a reader r such that P Cr = 8 and
W 6= r.c. Since the writer doesn't starve, it will at some point end up at line 6.
When the writer executes line 6, it will then be at line 1, and W = r.c. By Lemma
1 W will stay equal to r.c until r enters the CS.
Assume reader is at line 7.3 and V = f alse. The contrapositive of InvG .4 says
(V = f alse ∧ (U = 2 ∨ ∃q, P Cq = 7.3)) ⇒ (∃r, P Cr ∈ {10.1, 12.1}). By this, there
is a process t ready to execute one of lines 10.1 or 12.1 and set V = true.

Upgradeability.

We need to show that if all readers are in the remainder sec-

11.2, 11.3, 11.4, and
11.2 since there have been no other readers in
lines {7.1 − 9, 10.1 − 10.3, 11.1 − 12.2} while lines 11.1 and 11.2 were executed, so
b − a = 1 by InvG .1.
Upgrade won't fail at line 11.3 since by InvG .11 U 6= 1.
tion, an upgrade will succeed.

11.6.

Upgrade can fail at lines

Upgrade won't fail at line

9
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Upgrade won't fail at line

4

since no readers have entered, and

X.2

hasn't

changed.
Upgrade won't fail at line
lines

11.7

and

7.1,

so

11.6 since there have been no other readers to execute

U = 1.

Bounded Upgrade/Downgrade/Exit.

Look at the algorithm: for the upgrade/downgrade/exit

procedures, there are nitely many non-looping steps and all of the complete immediately

Constant RMR.

Every line in the Writer-Entry, Reader-Entry, Writer-Exit, Reader-

Exit, and Upgraded-Exit section except

3, 7.3,

and

8

complete using at most

1

RMR. We will show at each of these lines, a process incurs constant RMR's before
proceding.
A writer waiting at

3

will take an RMR hit i

F lag

is written (even if it isn't

changed, recall we're not assuming smart cache). Flag can only be written at lines

4, 10,

and

10.4.

3, and there is only
10 or 10.4 is executed, F lag = true, and since F lag
f alse at line 4, F lag stays true. By Inv3 .3 from this point on non
be at line 10 or 10.4, so F lag can't be written again. Thus a waiting
Line

4

won't be executed since the writer is at

one writer. Once one of lines
is only set to
processes can
writer at

3

will be charged at most one RMR.

7.3, then by the contrapositive of InvG .10 there are no
11.3 − 11.6. The only processes that can set V are at 10.1 and
12.1, and by InvG .3 there is at most 1. After this process leaves, since no processes
can be at 11.3 − 11.6 while the reader is at 7.3, no processes execute lines 10.1 or
12.1 before the reader leaves line 7.3.
If there is a reader at line 8, by the argument in Lemma 1 below W is changed
If there is a reader at

processes at lines

only once, so only one RMR is charged.

7. Proof of Invariants

Inv1−6 holds in the initial conguration: Inv2 , ...Inv6 hold trivially since P Cw = 1.
Inv1 also holds since F lag 0 = f alse, X.1 = 0 = W , Y.1 = 0, and there are no
readers at lines 7.1 − 10.
InvG holds in the initial conguration. As mentioned in the statement of the algorithm, initially X = (0, 0), Y = (0, 0), U = 0, V = true, W = 0, and F lag = f alse.
X.1 = X.2 = Y.1 = Y.2 = 0, and all processes are in the remainder section (ie
P Cw = 1 and ∀r, P Cr = 7). InvG .1 holds: X.2 − Y.2 = 0 and there are no processes at lines 7.1 − 9, 10.1 − 10.3, 11.1 − 12.2. InvG .2 holds: X.1, X.2, Y.1, Y.2 ≥ 0.
InvG .3 holds: there are also no processes at 10.1 − 10.3, 11.3 − 11.7, 12.1, 12.2.
InvG .4 holds: U 6= 2 and there are no processes at 10.1...12.2. InvG .5 holds:
There are no processes at 10.1, 11.7, 12.1. InvG .6 holds: There are no processes at
lines 11.5, 11.6. InvG .7 holds: There are no processes at 10.1, 12.1. InvG .8 holds:
V = true makes InvG .8 (something) ⇒ true, or true.

Note:

We will discuss the various scenarios where some process is at a par-

ticular line and takes a step. When discussing a variable, let's say

such scenarios, we will use the convention:

X

and the value of the variable before the step, and
of the variable after the step.
10

X,

in

to talk about the variable

X0

to represent the value

Starvation-Free Reader-Writer Exclusion with Upgrade/Downgrade

Assume Inv1−6 holds when P Cw = 1, and a reader takes a step. Then Inv1−6 still
holds: Inv1 still holds: no reader can change F lag (since by Inv1 , no reader can

10, 10.4), X.1, Y.1, or W . Since W 0 = W , and a reader can only change
its r.c or enter lines 7.1 − 8 by executing line 7, a reader step can only violate
∀r, P Cr0 ∈ {7.1 − 8} ⇒ r.c0 = W 0 by executing line 7. When a reader executes line
7, by Inv1 X.1 = W , so when that reader enters line 7.1 r.c0 = W 0 . A reader will
never enter lines 10 or 10.4 since at lines 9 and 10.3, by Inv1 Y.1 = 0, by InvG
Y.2 ≥ 0, so Y.1 6= Y.2 + 1.
0
Inv2 , ...Inv6 hold trivially since P Cw
= 1.
be at lines

Assume Inv1−6 holds when P Cw = 1, and a writer takes a step. Then Inv1−6
still holds: Inv2 holds: F lag, X.2, Y.1, Y.2, W don't change, so F lag 0 = f alse and
Y.10 = 0.

1, and Inv1 held before
10 or 10.4. w.a0 = X.20 , so w.a0 − Y.20 =
X.2 − Y.2 = [#r : P Cr0 ∈ {7.1 − 9, 10.1 − 10.3, 11.1 − 12.2}] by the global invariant,
0
0
0
0
0
since ∀r, P Cr = P Cr . Since ∀r, r.c = r.c, W = W , and P Cr = P Cr , ∀r, P Cr ∈
{7.1 − 8} ⇒ W 0 = r.c0 , so [#r : P Cr0 ∈ {7.1 − 9, 10.1 − 10.3, 11.1 − 12.2}] =
[#r : (P Cr0 ∈ {7.1 − 8} ∧ W 0 = r.c0 ) ∨ P Cr0 ∈ {9, 10.1 − 10.3, 11.1 − 12.2}], and thus
[#r : (P Cr0 ∈ {7.1−8}∧W 0 = r.c0 )∨P Cr0 ∈ {9, 10.1−10.3, 11.1−12.2}] = w.a0 −Y.20 .
0
0
0
Since X.1 = W Inv1 , and X.1 = X.1 + 1, X.1 6= W .
0
Inv1 , Inv3 , ...Inv6 hold trivially since P Cw
= 2.
Since only the writer is taking a step at line

the step, no readers will enter lines

Assume Inv1−6 holds when P Cw = 2, and a reader takes a step. Then Inv1−6 still
holds: Inv2 still holds: no reader can change F lag (since no reader can be in lines
10 or 10.4 by Inv2 ), X.1, Y.1, or W . Since X.1 6= W , the number of readers at lines
7.1 − 8 such that W = r.c will not change from a reader executing line 7. Thus, the
only way for [#r : (P Cr ∈ {7.1 − 8} ∧ W = r.c) ∨ P Cr ∈ {9, 10.1 − 10.3, 11.1 − 12.2}]
to change is for a reader to execute one of lines 9 or 10.3. No reader will change
w.a, and a reader will only change Y.2 on lines 9 or 10.3, so w.a − Y.2 will only
change by a reader executing lines 9 or 10.3. If a reader executes line 9 or 10.3,
[#r : (P Cr ∈ {7.1−8}∧W = r.c)∨P Cr ∈ {9, 10.1−10.3, 11.1−12.2}] will decrease
by 1 and w.a − Y.2 will decrease by 1, maintaining the invariant. A reader will not
enter lines 10 or 10.4 since at lines 9 and 10.3, by Inv2 Y.1 = 0, by InvG Y.2 ≥ 0,
so Y.1 6= Y.2 + 1.
0
Inv1 , Inv3 , ...Inv6 hold trivially since P Cw
= 2.

Assume Inv1−6 holds when P Cw = 2, and a writer takes a step. Then Inv1−6 still
holds: Inv3 holds: Only Y.1 has changed (increased by w.a), so by Inv2 F lag 0 =

f alse, X.10 6= W 0 , and Y.10 = w.a0 + 0 = w.a0 by Inv2 . Thus Y.10 − Y.20 =
w.a0 −Y.20 = [#r : (P Cr0 ∈ {7.1−8}∧W 0 = r.c0 )∨P Cr0 ∈ {9, 10.1−10.3, 11.1−12.2}]
since only the writer took a step. When the writer executes line 2 and ends up on
0
0
line 3, the if statement on line 2 succeeded so w.a 6= Y.2 and w.a 6= Y.2 . Thus
0
0
0
Y.1 = w.a 6= Y.2 . We know from Inv2 that [#r : P Cr ∈ {10, 10.4}] = 0, so Inv3 .7
holds.

Inv5 holds: Only Y.1 has changed (increased by w.a), so by Inv2 F lag 0 = f alse,
X.10 6= W 0 , and Y.10 = w.a0 + 0 = w.a0 by Inv2 . When the writer executes line
2 and ends up on line 5, the if statement on line 2 succeeded so w.a = Y.2 and
w.a0 = Y.20 . Because w.a = Y.2, by Inv2 .4 [#r : (P Cr0 ∈ {7.1 − 8} ∧ W 0 =
r.c0 ) ∨ P Cr0 ∈ {9, 10.1 − 10.3, 11.1 − 12.2}] = 0, which combined with Inv2 .5 implies
Inv5 .4.
11
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Inv1 , Inv2 , Inv4 , Inv5 , Inv6

hold trivially since

0
P Cw
= 3.

Assume Inv1−6 holds when P Cw = 3, and a writer takes a step, staying at 3. Then
Inv1−6 still holds: No local or shared variables have changed, and no program
counters have changed, so

Inv1−6

trivially holds.

Assume Inv1−6 holds when P Cw = 3, and a reader takes a step. Then Inv1−6 still
holds: Inv3 still holds: Readers don't change X.1 and W , so X.10 6= W 0 . Readers

Y.1 either, so Y.10 = w.a0 .
• If F lag = true, since Inv3 .3 says there are no readers at lines 10 or 10.4
0
before, F lag = true. The only way line Inv3 .3 could conceivably change
from the reader step is if a reader executed line 7 or line 8. If a reader r
0
0
executes line 7, since X.1 6= W , r.c 6= W and Inv3 .3 still holds. If a reader
executes line 8, we know r.c 6= W , so the reader stays on 8 and Inv3 .3 isn't
aected. No reader was at line 9 or 10.3 before by Inv3 .3, so Inv3 .2 means
Y.2 doesn't change and implies Inv3 .2 after.
• If F lag = f alse, then *the* reader taking a step is at one of lines 10 or 10.4,
0
or it is not. If the reader is at one of these lines, then F lag = true and
0
0
0
0
this is the only change that happens, so by Inv3 X.1 = W , Y.1 = w.a ,
0
0
0
0
and by Inv3 .7 Y.2 = Y.1 . Thus Y.1 − Y.2 = 0, so by Inv3 .6 before the
step combined with Inv3 .7 before and the fact that the reader is leaving
line 10/10.4 implies Inv3 .3 after the step.
Else, the reader is taking a step at some line that is not 10 or 10.4,
0
0
0
so F lag = f alse. No reader can change X.1, Y.1 or W so X 6= W and
0
0
Y.1 = w.a . A reader can only conceivably violate Inv3 .6 if it executes one
0
0
of lines 7, 8, or 9/10.3. A reader r that executes line 7 will have r.c 6= W
since by Inv3 .4 X.1 6= W , not changing either side of Inv3 .6. If r executes
0
lin 8, then P Cr ∈ {9, 11.1}, and Y.1/Y.2 aren't changed, so neither side of
Inv3 .6 changes and Inv3 .6 holds. If r executes 9/10.3, it increases Y.2 by 1
and is no longer counted in the left side of Inv3 .6, so Inv3 .6 holds. If some
reader is at lines 10 or 10.4, then by Inv3 .7 Y.2 = Y.1, so Y.1 − Y.2 = 0
and there are no processes at lines 9 or 10.3 before. This combined with
the fact that the processes at lines 10 and 10.4 don't execute imply Inv3 .7
holds after the step. If no readers are at lines 10 or 10.4, then Y.1 6= Y.2 so
no reader will execute lines 9/10.3 and end up at 10/10.4, meaning Inv3 .7

don't change

holds after the step.

Assume Inv1−6 holds when P Cw = 3, and a writer takes a step to line 4. Then
Inv1−6 still holds: Inv4 holds: This step will only happen when F lag = true, so
F lag 0 = true, X.10 6= W 0 , Y.10 = Y.20 = w.a0 , and ∀r((P Cr0 ∈ {7.1 − 8} ⇒ r.c0 6=
W 0 ) ∧ P Cr0 6∈ {9 − 12.2}).
0
Inv1 , ...Inv3 , Inv5 , Inv6 hold trivially since P Cw
= 4.

Assume Inv1−6 holds when P Cw = 4, and a reader takes a step. Then Inv1−6
still holds: Inv4 still holds: There are no readers at lines 10, 10.4 by Inv4 .4, so
F lag 0 = true.

X.1, Y.1, or W , so X.10 6= W 0 and Y.10 = w.a0 .
0
0
No reader is at lines 9 or 10.3 so Y.2 doesn't change either, and thus Y.2 = w.a .
0
Since ∀r, P Cr ∈ {7.1 − 8} ⇒ r.c 6= W , no readers will enter lines 9/11.1, so there
are still no readers on lines 9 − 12.2. Since X.1 6= W , a reader that executes line 7
0
0
will have r.c 6= W when at lines 7.1 − 8.
No reader changes
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Inv1 , Inv2 , Inv3 , Inv5 , Inv6

hold trivially since

0
P Cw
= 4.

Assume Inv1−6 holds when P Cw = 4, and a writer takes a step. Then Inv1−6 still
holds: Line 4 just sets F lag = f alse, and Inv4 and Inv5 are identical except for
F lag

being inverted.

Assume Inv1−6 holds when P Cw = 5, and a reader takes a step. Then Inv1−6 still
holds: Identical argument to P Cw = 4 and a reader taking a step, except F lag
stays at

f alse

this time.

Assume Inv1−6 holds when P Cw = 5, and a writer takes a step. Then Inv1−6 still
holds: Inv6 holds: Only Y.1 has changed, so F lag 0 = f alse, X.10 6= W 0 , and Y.20 =

w.a0 . We see ∀r, r.c hasn't changed since the writer executed a step, not a reader,
and W hasn't changed, so ∀r((P Cr ∈ {7.1 − 8} ⇒ r.c 6= W ) ∧ P Cr 6∈ {9 − 12.2})
0
holds. Since Y.1 = w.a, and Y.1 is decreased by w.a, Y.1 = 0
Inv1 , ..., Inv5 hold trivially

Assume Inv1−6 holds when P Cw = 6, and a reader takes a step. Then Inv1−6
still holds: Inv6 still holds: By Inv6 no reader is on lines 10/10.4, so F lag doesn't
F lag 0 = f alse. Since a reader takes a step X.1, W , and Y.1 don't
0
0
0
change either, so X.1 6= W , and Y.1 = 0. Since X.1 6= W , any reader that takes
a step from line 7 will have r.c 6= W when at one of lines 7.1 − 8. By Inv6 .5,
a reader r that executes line 8 won't end up at lines 9 or 11.1 since r.c 6= W ,
so P Cr 6∈ {9 − 12.2}. Since no reader executes lines 9 or 10.3, and no writer is
0
0
executing, neither w.a or Y.2 change, so Y.2 = w.a .

change and

Assume Inv1−6 holds when P Cw = 6, and a writer takes a step. Then Inv1−6 still
holds: Only W has been changed to W . After the step is taken, F lag 0 = f alse,

X.10 = W 0 since W was ipped, Y.10 = 0, ∀r((P Cr0 ∈ {7.1 − 8} ⇒ r.c0 6= W 0 )) since
0
only W was ipped, and since ∀r, P Cr 6∈ {9 − 12.2} by Inv6 .5, {r | P Cr = 10} = ∅
after the step.

Assume InvG and Inv1−6 hold and any process takes a step. Then InvG .1 holds:
The only way either side of the equation could change is if a process takes a step

7, 9, or 10.3. If a process takes a step at 7, the left side increases by 1 and
X.2 increases by 1. If a process takes a step at 9, the left side decreases and Y.2
increases by 1. Likewise for 10.3. Thus InvG .1 still holds after the step.
at

Assume InvG and Inv1−6 hold and any process takes a step. Then InvG .2 holds:
X.1, X.2, Y.1, Y.2 only increase except at line 5. At this line Inv5
and Y.1 is decreased by w.a, so Y.1 ≥ 0 after taking a step.

says

Y.1 = w.a,

Assume InvG and Inv1−6 hold and any process takes a step. Then InvG .3 holds:
10.1 − 10.3, 11.3 − 11.7, 12.1, 12.2 can only increase if a
11.2 successfully. Since for any reader at line 11.2, r.a ≤ Y , the
reader will only successfully complete line 11.2 if there are no other readers in the
lines given in InvG .1. The lines in InvG .1 are a superset of the lines given here, so
no 2 readers will enter the lines given here.

The number of readers in
reader executes line

13
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Assume InvG and Inv1−6 hold and any process takes a step. Then InvG .4 holds:
10.1, 10.2, 12.1, 12.2 and enters lines 10.1, 10.2, 12.1, 12.2,
10.1, 10.2, 12.1, 12.2, or it starts at 10.1, 10.2, 12.1, 12.2 and leaves them.
A process can only enter these lines by executing line 11.6 and succeeding.
This can only happen if U = 1, so U 6= 2 and there are no processes at lines
10.1, 10.2, 12.1, 12.2 before the step. After the step, U = 2 and there is a process
at one of lines 10.1, 12.1.
A process can only stay inside 10.1, 10.2, 12.1, 12.2 by executing 10.1, 12.1. This
doesn't change U , so the invariant still holds.
A process can only leave 10.1, 10.2, 12.1, 12.2 by executing lines 10.2, 12.2. By
InvG .3, the process is the only one at lines 10.1, 10.2, 12.1, 12.2. Both lines 10.2, 12.2
set U = 0. Thus after the step, U 6= 2 and there are no processes at 10.1, 10.2, 12.1, 12.2.

Either a process starts outside
it stays at

Assume InvG and Inv1−6 hold and any process takes a step. Then InvG .5 holds:
The only way this invariant could be violated is if a process steps into these lines.

10.1 from 11.6. By InvG .5 and the fact that V isn't
11.6, V 0 = f alse. A process can only step into 11.6 from 11.5, which
V = f alse. A process can only step into 12.1 from 11.6, so by InvG .5 and the
0
that V isn't change at line 11.6, V = f alse

A process can only step into
change at line
sets
fact

Assume InvG and Inv1−6 hold and any process takes a step. Then InvG .6 holds:
For each reader

r,

either the reader will enter lines

11.4,

11.5, 11.6,

stay inside them, or

r.c = X.2.
InvG .9 Y.2 ≥ r.a, and r.b hasn't changed since line 11.2 (it's local!), then
Y.2 ≥ r.a = r.b − 1 = r.c − 1 = X.2 − 1, so X.2 − Y.2 ≤ 1. By InvG .1 this means
no other processes are at lines 7.1 − 9, 10.1 − 10.3, 11.1 − 12.2. Thus the invariant

leave them. If a reader enters from line

the only way it can enter,

Since by

holds.

11.5, 11.6 for a step, this means it executes line 11.5 or
r executes 11.5, clearly InvG .6 isn't aected. Another
reader could only conceivably violate the invariant for r in only 2 ways: by changin
U to 1 or by stepping into lines 7.2 − 9, 10.1 − 10.3, 11.1 − 12.2. The only way U
could change to 1 is by executing line 11.3, and this can't happen since there can
be no reader here, because of InvG .3 and P Cr ∈ {11.5, 11.6}. A reader can only
step into 7.2 − 9, 10.1 − 10.3, 11.1 − 12.2 by executing line 7.1, but as a result of
executing this line no matter what U 6= 1 after, so the invariant holds.
If a reader r leaves lines 11.5, 11.6, it can only do so by executing line 11.6. No
matter what, after executing line 11.6 U 6= 1, so the invariant holds.
If reader

r

stays inside

another reader executes. If

Assume InvG and Inv1−6 hold and any process takes a step. Then InvG .7 holds:
12.1 by executing line 11.6 successfully, and for
1 at line 11.6. By InvG .6, this would imply
there are no other readers at lines 7.2 − 9, 10.1 − 10.3, 11.1 − 12.2, and the execution

A reader

r

can only enter

this to happen

U

10.1

or

would have to be

of the step isn't going to change that.

10.1 or 12.1, it is only going to violate
7.2 or 7.3 to 8. By InvG .4 U = 2, so no reader
InvG .5, V = f alse, so no reader is going to step from

If another reader executes while is at lines
the invariant by stepping from lines
will step from

7.3

to

8.

7.2

to

8.

By

Thus the invariant holds.

Assume InvG and Inv1−6 hold and any process takes a step. Then InvG .8 holds:
By the inductive hypthesis for

InvG .8,

at least one of
14
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true,

or

U 6= 2 ∧ ∀q, P Cq 6= 7.3

must be true. In the rst case, the invariant would

only be violated by a process taking a step from

10.1

or

12.1.

This would make

V0

true, maintaining the invariant.
In the second case, the invariant could only be violated if a process took a step

11.5. By InvG .3 this means
10.1, 10.2, 12.1, 12.2, so by InvG .4 U 6= 2. Also, by
InvG .10 there are no processes at line 7.3. Thus U 6= 2 ∧ ∀q, P Cq 6= 7.3.
In the last case, the invariant could only be violated if a process set U = 2 or a
process entered line 7.3. The former could only happen by a process successfully
executing line 11.6, which would result in a process at line 10.1 or 12.1. The latter
would indicate U = 2 before, which was not true.
and set

V = f alse.

This could only happen at line

no other processes are at lines

Assume InvG and Inv1−6 hold and any process takes a step. Then InvG .9 holds:
Y.2

is only increased, and

r.a

is only changed when it is set to

Y.2

at line

11.1

Assume InvG and Inv1−6 hold and any process takes a step. Then InvG .10 holds:
11.3 from 11.2. Then since Y.2 ≥ r.a and r.b − r.a = 1,
X.2 − Y.2 = 1 and there are is no process at line 7.3 by InvG .1.
If a process is in 11.3−11.7 and takes a step, InvG .3 implies there are no processes
lines 10.1, 10.2, 12.1, 12.2, so U 6= 2 and no process enters line 7.3.

Assume a process enters line
it follows that
at

Assume InvG and Inv1−6 hold and any process takes a step. Then InvG .11 holds:
The only place where
changed from
line

11.4,

0

to

1

U

can be changed from

0

to

1

is at line

11.3.

It will only be

if the CAS succeeds, and in such a case the process will be in

making the invariant true.

11.4 −
11.6 and 11.7. A process leaving via 11.6
that succeeds will set U = 2, otherwise U 6= 1, and U won't be changed so after
the CAS U 6= 1. A process leaving via 11.7 will set U = 0, so U 6= 1.
The only other way the invariant could be violated is by a process leaving

11.6.

A process can only do this by lines

8. Writer Downgrade
Writer downgrade was ignored in the above proofs since it would complicate
the already large invariant proof, and it can added in a rigorous manner. We will
show that a writer executing the downgrade procedure results in precisely the same

8, the reader entering line 9 or 11.1
12.2, and the writer/reader switching PID's. Thus

conguration as a reader executing until line
just after the writer executes line

for the single-writer case, the writer becomes a reader in every way. From then on
upgrades and downgrades of this reader are performed as desired.
9. Multi-Writer
It is possible to obtain a multi-writer Multi-reader starvation-free reader-writer
exclusion algorithm from the single-writer version by simply adding a FCFS, Constant RMR Mutex Lock on the incoming writers. When a writer enters, it acquires
a lock and records that it entered as a writer. When the writer exits, whether as
a reader, an upgraded reader, or as a writer, it releases the lock to allow other
writers to enter. Mutual Exclusion isn't violated since the Single-Writer algorithm
only encounters one writer at a time. Exit is still bounded since the only addition is
the release of the FCFS lock. Since the lock is FCFS, the doorway of the lock functions as the writer's doorway to the algorithm, making the algorithm FCFS among
15
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writers. The remainder of the properties clearly hold, since the inner single-writer
algorithm hasn't been changed, and the writer mutex is FCFS and starvation free.
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